Prepared for submission to JINST

PIXEL 2018 International Workshop December 10-14, 2018 Activity Center of the Academia Sinica, Taipei, Taiwan

The Monopix chips: Depleted monolithic active pixel sensors with a column-drain read-out architecture for the ATLAS Inner Tracker upgrade

I. Caicedo, a,1 **M. Barbero,** b **P. Barrillon,** b **I. Berdalovic,** d **S. Bhat,** b **C. Bespin,** a **P. Breugnon,** b **R. Cardella,**^d **Z. Chen,**^b **Y. Degerli,**^c **J. Dingfelder,**^a **S. Godiot,**^b **F. Guilloux,**^c **T. Hirono,**^a **T. Hemperek,**^a **F. Hügging,**^a **H. Krüger,**^a **T. Kugathasan,**^d **K. Moustakas,**^a **P. Pangaud,**^b **H. Pernegger,**^d **D.-L. Pohl,**^a **P. Riedler,**^d **A. Rozanov,**^b **P. Rymaszewski,**^a **P. Schwemling,**^c **W. Snoeys,**^d M. Vandenbroucke,^c T. Wang,^a N. Wermes^a

Batiment 141, Gif-sur-Yvette Cedex, France

E-mail: caicedo@physik.uni-bonn.de

Abstract: Two different depleted monolithic CMOS active pixel sensor (DMAPS) prototypes with a fully synchronous column-drain read-out architecture were designed and tested: LF-Monopix and TJ-Monopix. These chips are part of a R&D effort towards a suitable implementation of a CMOS DMAPS for the HL-LHC ATLAS Inner Tracker. LF-Monopix was developed using a 150nm CMOS process on a highly resistive substrate (>2 k Ω cm), while TJ-Monopix was fabricated using a modified 180 nm CMOS process with a 1 kΩ cm epi-layer for depletion. The chips differ in their front-end design, biasing scheme, pixel pitch, dimensions of the collecting electrode relative to the pixel size (large and small electrode design, respectively) and the placement of read-out electronics within such electrode.

Both chips were operational after thinning down to $100 \mu m$ and additional back-side processing in LF-Monopix for total bulk depletion. The results in this work include measurements of their leakage current, noise, threshold dispersion, response to minimum ionizing particles and efficiency in test beam campaigns. In addition, the outcome from measurements after irradiation with neutrons up to a dose of 1×10^{15} n_{eq}/cm² and its implications for future designs are discussed.

Keywords: Particle detectors, radiation-hard detectors, solid state detectors, particle tracking detectors.

a *Institute of Physics, University of Bonn,*

Nussallee 12, Bonn, Germany

^b*Aix Marseille University, CNRS/IN2P3, CPPM,*

¹⁶³ Avenue de Luminy, Marseille, France

c *IRFU CEA-Saclay,*

^d*CERN Experimental Physics Department,*

Espl. des Particules 1, Geneve, Switzerland

¹Corresponding author.

Contents

1 Introduction

The foreseen high-luminosity upgrade of the ATLAS experiment at the Large Hadron Collider requires improvements in terms of production costs and radiation hardness of the inner tracker detector (ITk) systems [\[1\]](#page-9-0). The area of the pixel modules will be increased and the instantaneous luminosity is expected to reach values about ten times its current nominal value. For the ATLAS ITk, from its outer to innermost layers, these conditions will translate into a particle occupancy from 1 to 30 MHz/mm², non-ionising displacement damage (NIEL) between 10^{15} and 10^{16} n_{eq}/cm² and doses from ionizing radiation (TID) between 80 and $10³$ Mrad by the end of its lifetime.

Ongoing R&D efforts aim to develop depleted monolithic active pixel detectors (DMAPS) in commercial CMOS processes that could cope with the operation requirements at the outermost layer of the ATLAS ITk. In these devices, the possibility to apply large voltages in highly resistive substrates enables a fast charge collection by drift and improves their radiation hardness. Moreover, the use of nested wells to place the sensor and read-out electronics in a common silicon bulk is attractive in terms of yield and tracking capability, as it avoids the hybridization stage and reduces the material budget.

The Monopix chips are large scale DMAPS prototypes with a fully synchronous column-drain read-out architecture [\[2\]](#page-9-1). The conservative but reliable implementation of such architecture in these devices was motivated by preliminary simulations and the successful operation of the FE-I3 chip [\[3\]](#page-9-2) read-out at similar hit rates. In both chips, when a pixel fires upon detection of a particle hit, the value of a 40 MHz timestamp distributed over the pixel matrix is registered both on the rising and falling edge of the comparator output. The difference between these two values represents the Time-Over-Threshold (ToT) and it can be used for a coarse measurement of the analog response.

The key feature defining the front-end specifications, advantages and limitations of each Monopix design is the size of the collecting electrode within the pixels. This value influences each pixel's detector capacitance, which in turn is proportional to its noise and shaping time degradation. On one side, a large electrode layout demands power as a trade-off for the increase in detector capacitance but improves field uniformity. On the other, a small electrode design increases the drift path and trapping probability for charge collection, compromising its radiation-hardness. TJ- and LF- Monopix have different pixel layouts, front-end implementations and biasing schemes (labeled as "flavours") which are optimized to compensate the limitations in each approach.

1.1 LF-Monopix

LF-Monopix is the first large scale DMAPS prototype with fully integrated electronics for fast standalone readout in its pixel units [\[4\]](#page-9-3). It was fabricated in a 150 nm CMOS process from LFoundry on a high-resistivity ($> 2 \text{ k}\Omega \text{ cm}$) p-type substrate and its guard ring layout was optimized to allow bias voltages larger than 250 V for depletion. The radiation hardness of the process after TID and NIEL damage was demonstrated and optimized in previous prototypes [\[5,](#page-9-4) [6\]](#page-9-5).

The chip matrix consists of an array of 129×36 pixels with an individual pitch of $250 \times 50 \mu m^2$. The design of each cell follows a large electrode approach, as depicted in Figure [1:](#page-2-2) Charge is created in a depleted p-type substrate and it drifts towards a large n-type collection electrode. The integrated read-out electronics are located inside the electrode while isolated from it by p-type wells in order to avoid signal coupling.

The front-end electronics were optimized to cope with a detector capacitance of about 400 fF and to operate with an average power consumption of \sim 36 μ W/pixel. The design showed noise levels around 200 e[−] and a gain of ¹⁰ [−] ¹² µV/e[−] depending on the flavour implementation. The pixel threshold distribution was tunable via a 4-bit local DAC down to 1400 ± 100 e− before irradiation and 1700 ± 130 e− after NIEL damage up to 1 × 10¹⁵ n_{eq}/cm².

1.2 TJ-Monopix

TJ-Monopix is a DMAPS prototype with pixels using a small electrode for charge collection [\[7,](#page-9-6) [8\]](#page-9-7). The chip was designed in a modified 180nm CMOS sensor process from Towerjazz, where a 1

k Ω cm epi-layer can be fully depleted through the addition of a low dose n-type implant [\[9\]](#page-9-8). The radiation tolerance of the process was validated through uniform high efficiency measurements on a test chip after neutron irradiation up to a dose of 1×10^{15} n_{eq}/cm² [\[10\]](#page-9-9).

Figure [2](#page-3-1) illustrates the cross-sections and layouts for two different pixel designs in TJ-Monopix. Read-out electronics are separated from the collection node and isolated from the depletable volume through p-type wells. Pixels in the top half of the chip had a considerable fraction of the deep p-well coverage removed (RDPW) as a test to increase the depleted area and improve the lateral electric field near the collecting node. The bottom half preserved the whole full deep p-well (FDPW) coverage below the read-out electronics as a reference to assess the effect of its removal.

TJ-Monopix comprises an array of 224×448 pixels with a pitch of $36 \times 40 \mu m^2$. It uses a compact low-power front-end ($\sim 1 \mu W/p$ ixel from design) optimized to cope with the timing requirements of ATLAS. During tests, the chip showed a gain of ~ 400 μ V/e−.

Figure 2. Pixel cross-sections for the removed deep p-well (RDPW) and full deep p-well (FDPW) layouts in TJ-Monopix. The depletable volumes are delimited by white dashed lines.

2 Instrumentation and Methods

The chips were wire-bonded to dedicated single chip cards, which in turn were coupled to a General Purpose Analog Card (GPAC) and Multiple Input/Output (MIO) board. The GPAC provides an injection pulse generator, plus 12-bit DACs, ADCs, power sources and the possibility to probe digital and analog signals. The MIO holds a programmable Kintex7 FPGA, connectors for external triggers and it allows to communicate via Ethernet with a PC.

Samples from both chips were irradiated with neutrons up to different fluences at the nuclear reactor of the Jozef Stefan Institute in Lubljana. In order to determine their hit detection efficiency before or after irradiation, both sensors were placed within the path of Minimum Ionizing Particle (MIP) beams traversing an EUDAQ-type [\[11\]](#page-9-10) reference telescope array. Two types of beams were used according to availability within the characterization period: ².5 GeV electrons at the ELSA

accelerator in Bonn [\[12\]](#page-9-11) or 180 GeV pions in the CERN SPS facility [\[13\]](#page-9-12). The minimum spatial resolution achievable for tracks in the devices under test was limited by the telescope resolution ([∼] ⁵ µm) and amount of particle scattering, which is inversely related to the beam energy. In the case of irradiated samples, the chips were placed inside of a sealed styrofoam box capable of reaching down to −30 ◦C. The analysis of test beam data was carried out using a python-based analysis framework developed in Bonn and thoroughly tested for this type of telescope [\[14\]](#page-9-13).

3 Measurements with LF-Monopix

3.1 Leakage and depletion after thinning

LF-Monopix wafers were succesfully thinned down to 200 or $100 \mu m$ and back-side processed, with additional metallization in the 200 μ m ones. As the thickness of the substrate is reduced, the magnitude of the electric field within it is expected to increase. Moreover, previous e-TCT studies on test structures in LFoundry 150 nm CMOS [\[15\]](#page-9-14) suggested that wafer thinning and back-side processing would result in an improvement in charge collection for irradiated thinned samples. By looking at their I-V curves (as depicted in Figure [3\)](#page-4-2), the breakdown voltage was larger than 260 V independent of the sensor thickness or addition of metallization, in agreement with previous observations for unthinned samples [\[7,](#page-9-6) [16\]](#page-9-15).

Figure 3. I-V curves for back-side processed LF-Monopix samples of different thicknesses: $725 \mu m$, 200 μ m (with metallization) and 100 μ m (without metallization). All measurements at room temperature.

The depletion properties of LF-Monopix were estimated indirectly by looking at the most probable value (MPV) of the energy deposited by MIPs interacting with the silicon bulk for different bias voltages. The left side of Figure [4](#page-5-1) shows the calibrated MPV of the energy deposited in 5 different pixels by MIPs interacting with a 725 μ m thick sample. A fit to these data points resulted in a measured resistivity of 7.3 k Ω cm, which is larger than previously reported values of 3-5 k Ω cm (in [\[17\]](#page-9-16), [\[18\]](#page-9-17) and [\[19\]](#page-9-18)) but still in agreement with the claim of a resistivity larger than 2 kΩ cm by the foundry. The right side of Figure [4](#page-5-1) shows a distribution of uncalibrated MPVs measured by all pixels in a tuned flavour ($\sim 100 e$ – threshold dispersion) of a 200 μ m thick sample. The saturation of the measured MPVs for voltages equal or larger than 60V comes into good agreement with the independent measurement of [∼] ²⁰⁰ µ^m of silicon depleted for that voltage in the 725µ*^m* thick chip.

Based on that result, 100 μ m of silicon would be fully depleted with a voltage ~ 15 V, which in turn would suggest that the increase in leakage current of the $100 \mu m$ thick chip in Figure [3](#page-4-2) occurred when the sensor without metallization was fully depleted.

Figure 4. Depletion measured through the Most Probable Values of MIPs crossing the substrate of LF-Monopix.

3.2 In-Pixel efficiency in non-irradiated chips

Mean detection efficiencies for LF-Monopix were already reported for a threshold of 1700 e− [\[6\]](#page-9-5): 99.6% before irradiation and 98.9% after neutron irradiation with a fluence of 1×10^{15} n_{eq}/cm².
The geograpes of a non-irradiated ship to a 180 GeV nion heap was manned with sub nivel spatial The response of a non-irradiated chip to a 180 GeV pion beam was mapped with sub-pixel spatial resolution $(5 \mu m)$ for a closer look into the uniformity of the hit detection efficiency across the pixel area, as shown in Figure [5.](#page-5-2) Plot [5](#page-5-2)**(a)** illustrates the pixel layout of the mapped region. Plot [5](#page-5-2)**(b)** shows that for an unirradiated chip with high applied bias voltage the detection efficiency is overall uniform across the pixel surface. Finally, plot [5](#page-5-2)**(c)** shows that localized inefficiencies appear only at the pixel borders when very low bias voltages are applied. These localized losses were also observed with limited resolution in neutron irradiated samples. In both cases, small charge signals created near the edges are shared between neighboring pixels and the probability of a collected signal below threshold -and therefore not registered as a hit- increases.

Figure 5. In-pixel efficiency for a non-irradiated LF-Monopix (Threshold: 2700 e−).

4 Measurements with TJ-Monopix

4.1 Threshold and noise

By means of a scan over injection DAC steps, it was possible to determine the threshold and equivalent noise charge (ENC) in TJ-Monopix from the mean and standard deviation of the resulting s-curves, respectively. The threshold and noise distributions for the RDPW region are shown in Figure [6.](#page-6-4) The threshold before irradiation had a mean around 350 e− with a dispersion of 35 e−. This mean increased to 570 e− after NIEL irradiation up to 1 $\times10^{15}$ n_{eq}/cm² and so did its dispersion up to 65 e−. The noise of the non-irradiated chip was in the order of 15 e−, with an increase of 10 e− after irradiation. These increments are a consequence of the TID background at the reactor (∼ 1MRad for the achieved fluence). Both threshold and noise values were independent of the deep p-well coverage of the chip for the measured implementation.

Figure 6. Threshold (Left) and ENC (Right) distributions in TJ-Monopix before and after neutron irradiation up to a fluence of 1×10^{15} n_{eq}/cm²

4.2 Mean detection efficiency after NIEL irradiation

The mean detection efficiency in TJ-Monopix was calculated out of data obtained at the ².5 GeV electron beam in ELSA. Efficiencies before and after NIEL irradiation up to 1 \times 10¹⁵ n_{eq}/cm² are shown in Figure [7.](#page-7-0) It was not possible to map the efficiency of the irradiated sample with sub-pixel resolution due to additional electron scattering in the cooling box. For the non-irradiated chip, the mean detection efficiency was ⁹⁷.1% in the RDPW region and ⁹³.7% in the FDPW one. After irradiation, the mean efficiency dropped by ∼28% in the RDPW part and ∼43% in the FDPW one.

4.3 In-Pixel efficiency in non-irradiated chips

A sub-pixel look into the hit detection efficiency before irradiation showed that the losses in TJ-Monopix were mainly localized at pixel corners of every double column (As observed in Figure $8(a)$ $8(a)$). By looking at the pixel layout, it was possible to correlate these inefficient regions to dense active areas where large decoupling capacitors were placed (As depicted in Figure [8\(](#page-7-1)b)). Moreover, the comparison between efficiency maps of the RDPW and FDPW sections showed that the inefficiencies at the pixel corners appeared only in one out of every two pixel rows for the RDPW layout. Based on these observations, it is suspected that the large active areas affect the

Figure 7. Mean detection efficiencies before and after neutron irradiation in TJ-Monopix.

local doping and reduce the -already small- lateral field and charge collection in the corners. The difference according to pixel layout suggests that the additional lateral field and charge generated by the removal of coverage compensated the field degradation near the edges.

Figure 8. In-pixel efficiencies and correlation of corner losses to dense active regions in TJ-Monopix. Top: Pixels with removed deep p-well coverage. Bottom: Pixels with full deep p-well coverage.

A correlation between deep p-well coverage and efficiency was also reported for a chip with similar front-end, pixel size and layout in the same CMOS process. $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$ Furthermore, complementary simulations suggest modifications at the pixel edges that might substantially improve charge collection, which are currently prototyped. [2](#page-7-3)

¹R. Cardella et al., "MALTA: an asynchronous readout CMOS monolithic pixel detector for the ATLAS High-Luminosity upgrade" at PIXEL2018.

²M. Munker et al., "Simulations of CMOS sensors with a small collection electrode improved for a faster chargecollection and increased radiation tolerance" at PIXEL2018.

5 Conclusions and Outlook

A fast synchronous read-out architecture was successfully implemented in two fully monolithic depleted active pixel sensors in different CMOS processes and large or small electrode design approaches. Both chips were functional after wafer thinning down to $100 \mu m$ and backside processing in the case of LF-Monopix. Moreover, they also remained operational -when cooled down- after irradiation with neutrons up to a dose of 1×10^{15} n_{eq}/cm². Representative results reported for both chips before and after irradiation are summarized in Table [1.](#page-8-1)

| | LF-Monopix01 | | TJ-Monopix01 | |
|-----------------------|------------------------------|---|--------------------------------|---|
| DMAPS type | Large electrode design | | Small electrode design | |
| | (150nm CMOS / LFoundry) | | (180nm CMOS, mod. / Towerjazz) | |
| Dimensions | 1×1 cm ² | | 2×1 cm ² | |
| Pixel size | $250 \times 50 \ \mu m^2$ | | $40 \times 36 \,\mu m^2$ | |
| | Non-Irradiated | 1×10^{15} n _{eq} /cm ² | Non-Irradiated | 1×10^{15} n _{eq} /cm ² |
| Signal MPV | \sim 23.3 ke- (@130 V) | \sim 4.6 ke- (@130 V) | \sim 1.6 ke- | \sim 1.4 ke- |
| ENC | $\sim 200 \pm 50$ e- | \sim 350 ± 50 e- | $\sim 16 + 2e$ | \sim 23 + 3 e- |
| Min. Threshold | 1400 ± 100 e- | 1700 ± 130 e- | 348 ± 33 e- | 569 ± 66 e- |
| Mean effciency | 99.6% | 98.9% | 97.1% | 69.4% |

Table 1. Summary of representative features measured in LF-Monopix and TJ-Monopix.

The results from measurements with LF-Monopix were overall promising and within expected values for a large electrode design, even after NIEL damage up to $1 \times 10^{15} n_{eq}/\text{cm}^2$. At a matrix level, its performance is already comparable to the FE-I3 chip, though precise timing studies are still under way for a complete picture. In parallel, there are ongoing studies that expect to optimize the pixel layout and reduce the unit size in future submissions. By doing so, new prototypes would benefit from the timing and noise improvements due to a smaller detector capacitance. Further feedback from the performance of every front-end implementation after TID damage is still needed to determine the best performing amplifier and discriminator implementations.

In the case of TJ-Monopix, the non-irradiated chip was fully operational and efficient with a clearly discernible signal. After NIEL damage, the chip remained functional but the degradation in noise and localized inefficiencies suggest that the current front-end and pixel design require further optimization. The noise, minimum operational threshold and their dispersion should be reduced and tuned to enhance the signal-to-noise ratio after irradiation. In addition, a careful placement of active components and reduced deep p-well coverage would enhance charge collection. There are ongoing tests of proposed modifications in a small prototype, in order to evaluate whether additional fixes to the TJ modified process would improve the horizontal field near the pixel edges.

Acknowledgments

This research project was supported by the European Union's Horizon 2020 Research and Innovation programme under grant agreements No. 654168 (AIDA-2020) and 675587 (Marie Skłodowska-Curie ITN STREAM), and the German BMBF under grant No. 05H15PDCA9.

References

- [1] ATLAS Collaboration, *Technical Design Report for the ATLAS Inner Tracker Pixel Detector*, *Technical Report* (Sep. 2017); CERN-LHCC-2017-021, ATLAS-TDR-030.
- [2] Mandelli E. et al., *Digital column readout architecture for the ATLAS pixel* ⁰.25µ*^m front end IC*, *IEEE T. Nucl. Sci.* **49** (2002) p.1774âĂŞ1777, DOI: https://doi.org/10.1109/NSSMIC.2001.1008527
- [3] Peric I. et al., *The FEI3 readout chip for the ATLAS pixel detector*, *NIM A* **565** (2006) p.178-187, DOI: https://doi.org/10.1016/j.nima.2006.05.032
- [4] Rymaszewski P. et al., *Development of depleted monolithic pixel sensors in 150 nm CMOS technology for the ATLAS Inner Tracker upgrade*, *PoS* **313** (2018), DOI: https://doi.org/10.22323/1.313.0045
- [5] Hirono T. et al., *Characterization of Fully Depleted CMOS Active Pixel Sensors on High Resistivity Substrates for Use in a High Radiation Environment* , *IEEE NSS/MIC/RTSD Proceedings* (2016), DOI: https://doi.org/10.1109/NSSMIC.2016.8069902
- [6] Hirono T. et al., *Depleted fully monolithic active CMOS pixel sensors (DMAPS) in high resistivity 150 nm technology for LHC*, *NIM A* (2018), DOI: https://doi.org/10.1016/j.nima.2018.10.059
- [7] Wang T. et al., *Depleted fully monolithic CMOS pixel detectors using a column based readout architecture for the ATLAS Inner Tracker upgrade*, *JINST* **13** (2018), DOI: https://doi.org/10.1088/1748-0221/13/03/C03039
- [8] Moustakas K. et al., *CMOS monolithic pixel sensors based on the column-drain architecture for the HL-LHC upgrade*, *NIM A* (2018), DOI: https://doi.org/10.1016/j.nima.2018.09.100
- [9] Snoeys W. et al., *A process modification for CMOS monolithic active pixel sensors for enhanced depletion, timing performance and radiation tolerance*, *NIM A* **871** (2017) p.90-96, DOI: https://doi.org/10.1016/j.nima.2017.07.046
- [10] Pernegger H. et al., *First tests of a novel radiation hard CMOS sensor process for Depleted Monolithic Active Pixel Sensors*, *JINST* **12** (2017), DOI: https://doi.org/10.1088/1748-0221/12/06/P06008
- [11] Jansen H. et al., *Performance of the EUDET-type beam telescopes*, *EPJ Techn. Instrum* **3** (2016), DOI: https://doi.org/10.1140/epjti/s40485-016-0033-2
- [12] Heurich N. et al., *The New External Beamline for Detector Tests at ELSA*, *IPAC PROCEEDINGS* **7** (2016), DOI: https://doi.org/10.18429/JACoW-IPAC2016-THPOY002
- [13] *H8 line at the CERN SPS*, http://sba.web.cern.ch/sba/BeamsAndAreas/resultbeam.asp?beamline=H8
- [14] *A powerful and adaptable analysis software in Python for beam test data*, https://github.com/SiLab-Bonn/testbeam_analysis
- [15] Mandic I. et al., *Charge-collection properties of irradiated depleted CMOS pixel test structures*, *NIM A* **903** (2018) p.126-133, DOI: https://doi.org/10.1016/j.nima.2018.06.062
- [16] Iguaz F.J. et al., *Characterization of depleted monolithic pixel sensors in 150 nm CMOS technology for the ATLAS Inner Tracker upgrade*, *NIM A* (2018), DOI: https://doi.org/10.1016/j.nima.2018.11.009
- [17] Hirono T. et al., *CMOS pixel sensors on high resistive substrate for high-rate, high-radiation environments*, *NIM A* **831** (2016) p.94-98, DOI: https://doi.org/10.1016/j.nima.2016.01.088
- [18] Pohl D.L. et al., *Radiation hard pixel sensors using high-resistive wafers in a 150 nm CMOS processing line*, *JINST* **12** (2017), DOI: https://doi.org/10.1088/1748-0221/12/06/P06020
- [19] Vigani L. et al., *Study of prototypes of LFoundry active CMOS pixels sensors for the ATLAS detector*, *JINST* **13** (2018), DOI: https://doi.org/10.1088/1748-0221/13/02/C02021